

PCS2P5T907A

rev 0.2

2.5V Single Data Rate 1:10 Clock Buffer Terabuffer

Features

- Guaranteed Low Skew < 25pS (max)
- Very low duty cycle distortion
- High speed propagation delay < 2.5nS. (max)
- Up to 250MHz operation
- Very low CMOS power levels
- 1.5V V_{DDQ} for HSTL interface
- Hot Insertable and over-voltage tolerant inputs
- 3-level inputs for selectable interface
- Selectable HSTL, eHSTL, 1.8V / 2.5V LVTTL, or LVEPECL input interface
- Selectable differential or single-ended inputs and ten single ended outputs
- 2.5V Supply Voltage
- Available in TSSOP Package

Functional Description

The PCS2P5T907A 2.5V single data rate (SDR) clock buffer is a user-selectable single-ended or differential input to ten single-ended outputs buffer built on advanced metal CMOS technology. The SDR clock buffer fanout from a single or differential input to ten single-ended outputs reduces the loading on the preceding driver and provides an efficient clock distribution network. The PCS2P5T907A can act as a translator from a differential HSTL, eHSTL, 1.8V/2.5V LVTTL, LVEPECL, or single-ended 1.8V/2.5V LVTTL input to HSTL, eHSTL, 1.8V/2.5V LVTTL outputs. Selectable interface is controlled by 3-level input signals that may be hard-wired to appropriate high-mid-low levels.

The PCS2P5T907A has two output banks that can be asynchronously enabled/ disabled. Multiple power and grounds reduce noise.

Applications:

PCS2P5T907A is targeted towards Clock and signal distribution applications.


PulseCore Semiconductor Corporation 1715 S. Bascom Ave Suite 200, Campbell, CA 95008 • Tel: 408-879-9077 • Fax: 408-879-9018 www.pulsecoresemi.com



PCS2P5T907A

rev 0.2

Block Diagram






PCS2P5T907A

September 2006

rev 0.2

Pin Configuration







rev 0.2

Pin Description¹

Symbol	I/O	Туре	Description	
A	I	Adjustable ¹	Clock input. A is the "true" side of the differential clock input. If operating in single-ended mode, A is the clock input.	
Ā / V _{ref}	I	Adjustable ¹	Complementary clock input. A/V _{REF} is the "complementary" side of A if the input is in differential mode. If operating in single-ended mode, A/V _{REF} is connected to GND. For single-ended operation in differential mode, A/V _{REF} should be set to the desired toggle voltage for A: 2.5V LVTTL V _{REF} = 1250mV 1.8V LVTTL, eHSTL V _{REF} = 900mV HSTL V _{REF} = 750mV LVEPECL V _{REF} = 1082mV	
G1	I	LVTTL⁵	Gate for outputs Q1 through Q5. When $\overline{G1}$ is LOW, these outputs are enabled. When G1 is HIGH, these outputs are asynchronously disabled to the level designated by GL^4 .	
G2	I	LVTTL⁵	Gate for outputs Q6 through Q10. When $\overline{G2}$ is LOW, these outputs are enabled. When G2 is HIGH, these outputs are asynchronously disabled to the level designated by GL ⁴ .	
GL	Ι	LVTTL⁵	Specifies output disable level. If HIGH, the outputs disable HIGH. If LOW, the outputs disable LOW.	
Qn	0	Adjustable ²	Clock outputs	
RxS	Ι	3 Level ³	Selects single-ended 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) clock input or differential (LOW) clock input	
TxS	I	3 Level ³	Sets the drive strength of the output drivers to be 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) or HSTL (LOW) compatible. Used in conjunction with V_{DDQ} to set the interface levels.	
V _{DD}	I	PWR	Power supply for the device core and inputs	
V _{DDQ}	I	PWR	Power supply for the device outputs. When utilizing 2.5V LVTTL outputs, V_{DDQ} should be connected to V_{DD} .	
GND		PWR	Power supply return for all power	

NOTES:

1. Inputs are capable of translating the following interface standards. User can select between: Single-ended 2.5V LVTTL levels

Differential 2.5V/1.8V LVTTL levels or

Single-ended 1.8V LVTTL levels

Differential HSTL and eHSTL levels Differential LVEPECL levels

2. Outputs are user selectable to drive 2.5V, 1.8V LVTTL, eHSTL, or HSTL interface levels when used with the appropriate V_{DDQ} voltage.

3. 3 level inputs are static inputs and must be tied to V_DD or GND or left floating. These inputs are not hot-insertable or over-voltage tolerant. 4. Because the gate controls are asynchronous, runt pulses are possible. It is the user's responsibility to either time the gate control signals to minimize the

possibility of runt pulses or be able to tolerate them in down stream circuitry. 5. Pins listed as LVTTL inputs will accept 2.5V signals when RxS = HIGH or 1.8V signals when RxS = LOW or MID.

Absolute Maximum Ratings¹

Symbol	Description	Max	Unit
V _{DD}	Power Supply Voltage ²	-0.5 to +3.6	V
V _{DDQ}	Output Power Supply ²	-0.5 to +3.6	V
VI	Input Voltage	-0.5 to +3.6	V
Vo	Output Voltage ³	-0.5 to V _{DDQ} +0.5	V
V _{REF}	Reference Voltage ³	-0.5 to +3.6	V
T _{STG}	Storage Temperature	-65 to +165	°C
TJ	Junction Temperature	150	°C

Note:

1. These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect device reliability.

2. V_{DDQ} and V_{DD} internally operate independently. No power sequencing requirements need to be met.

3. Not to exceed 3.6V.



rev 0.2

Capacitance¹ (T_A = +25°C, F = 1.0MHz)

Symbol	Parameter	Min	Тур	Мах	Unit
CIN	Input Capacitance		3.5		pF

NOTE:

1. This parameter is measured at characterization but not tested. Capacitance applies to all inputs except RxS and TxS.

Recommended Operating Range

Symbol	Description	Min	Тур	Max	Unit
T _A	Ambient Operating Temperature	-40	+25	+85	°C
V_{DD}^{1}	Internal Power Supply Voltage	2.4	2.5	2.6	V
V _{DDQ} ¹	HSTL Output Power Supply Voltage	1.4	1.5	1.6	V
	Extended HSTL and 1.8V LVTTL Output Power Supply Voltage	1.65	1.8	1.95	V
	2.5V LVTTL Output Power Supply Voltage		V _{DD}		V
V _T	Termination Voltage		V _{DDQ} / 2		V

NOTE:

1. All power supplies should operate in tandem; if V_{DD} or V_{DDQ} is at a maximum, then V_{DDQ} or V_{DD} (respectively) should be at a maximum, and vice-versa.

Input/Output Selection¹

Input	Output	<	Input	Output
2.5V LVTTL SE			2.5V LVTTL SE	
1.8V LVTTL SE		þ.	1.8V LVTTL SE	
2.5V LVTTL DSE		P.4	2.5V LVTTL DSE	
1.8V LVTTL DSE		A.	1.8V LVTTL DSE	
LVEPECL DSE			LVEPECL DSE	
eHSTL DSE	2.5V LVTTL		eHSTL DSE	eHSTL
HSTL DSE	2.30 LVIIL		HSTL DSE	ENGIL
2.5V LVTTL DIF		¢.	2.5V LVTTL DIF	
1.8V LVTTL DIF			1.8V LVTTL DIF	
LVEPECL DIF			LVEPECL DIF	
eHSTL DIF			eHSTL DIF	
HSTL DIF			HSTL DIF	
2.5V LVTTL SE			2.5V LVTTL SE	
1.8V LVTTL SE			1.8V LVTTL SE	
2.5V LVTTL DSE	* *		2.5V LVTTL DSE	
1.8V LVTTL DSE			1.8V LVTTL DSE	
LVEPECL DSE			LVEPECL DSE	
eHSTL DSE	1.8V LVTTL		eHSTL DSE	HSTL
HSTL DSE	I.OV LVIIL		HSTL DSE	INTE
2.5V LVTTL DIF			2.5V LVTTL DIF	
1.8V LVTTL DIF			1.8V LVTTL DIF	
LVEPECL DIF			LVEPECL DIF	
eHSTL DIF			eHSTL DIF	
HSTL DIF			HSTL DIF	

NOTE: 1. The INPUT/OUTPUT SELECTION Table describes the total possible combinations of input and output interfaces. Single-Ended (SE) inputs in a single- ended mode require the A/V_{REF} pin to be connected to GND. Differential Single-Ended (DSE) is for single-ended operation in differential mode,



rev 0.2

requiring a V_{REF}. Differential (DIF) inputs are used only in differential mode.

DC Electrical Characteristics Over Operating Range

Symbol	Parameter	Test Conditions		Min	Max	Unit
VIHH	Input HIGH Voltage Level ¹	3-Level Inputs Only		V _{DD} - 0.4		V
VIMM	Input MID Voltage Level ¹	3-Level Inputs Only		$V_{DD}/2 - 0.2$	$V_{DD}/2 + 0.2$	V
V _{ILL}	Input LOW Voltage Level ¹	3-Level Inputs Only			0.4	V
		$V_{IN} = V_{DD}$	HIGH Level		200	
I ₃	3-Level Input DC Current (RxS, TxS)	$V_{IN} = V_{DD}/2$	MID Level	-50	+50	μA
		V _{IN} = GND	LOW Level	-200		

NOTE:

1. These inputs are normally wired to V_{DD} , GND, or left floating. Internal temination resistors bias unconnected inputs to $V_{DD}/2$.

DC Electrical Characteristics Over Operating Range for HSTL¹

				V V		
Symbol	Parameter	Test Conditions	Min	Typ ⁷	Max	Unit
Input Ch	aracteristics	•				
I _{IH}	Input HIGH Current ⁹	V_{DD} = 2.6V V_{I} = V_{DDQ} /GND			±5	
IIL	Input LOW Current ⁹	V_{DD} = 2.6V V_{I} = GND/ V_{DDQ}			±5	μA
VIK	Clamp Diode Voltage	V _{DD} = 2.4V, I _{IN} = -18mA		-0.7	- 1.2	V
V _{IN}	DC Input Voltage		-0.3		+3.6	V
V _{DIF}	DC Differential Voltage ^{2,8}		0.2			V
V_{CM}	DC Common Mode Input Voltage ^{3,8}		680	750	900	mV
VIH	DC Input HIGH ^{4,5,8}		V _{REF} +100		-	mV
VIL	DC Input LOW ^{4,6,8}				V _{REF} -100	mV
V_{REF}	Single-Ended Reference Voltage ^{4,8}			750	-	mV
Output C	Characteristics					
V	Output HIGH Voltage	I _{OH} = -8mA	V _{DDQ} - 0.4			V
V _{OH}		I _{ОН} = -100µА	V _{DDQ} - 0.1			V
		I _{OL} = 8mA			0.4	V
V _{OL}	Output LOW Voltage	I _{OL} = 100μA			0.1	V

NOTES:

1. See RECOMMENDED OPERATING RANGE table.

2. V_{DIF} specifies the minimum input differential voltage (V_{TR} - V_{CP}) required for switching where V_{TR} is the "true" input level and V_{CP} is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.

- 3. V_{CM} specifies the maximum allowable range of (V_{TR} + V_{CP})/2. Differential mode only. 4. For single-ended operation, in differential mode, A/V_{REF} is tied to the DC voltage V_{REF}.
- 5. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.

6. Voltage required to maintain a logic LOW, single-ended operation in differential mode.

7. Typical values are at V_{DD} = 2.5V, V_{DDQ} = 1.5V, +25°C ambient.

^{8.} The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. The correct input interface table should be referenced.

^{9.} For differential mode (RxS = LOW), A and A/VREF must be at the opposite rail.



rev 0.2

Power Supply Characteristics for HSTL Outputs¹

Symbol	Parameter	Test Conditions ²	Тур	Max	Unit
I _{DDQ}	Quiescent V _{DD} Power Supply Current	V _{DDQ} = Max., Reference Clock = LOW ³ Outputs enabled, All outputs unloaded	20	30	mA
IDDQQ	Quiescent V_{DDQ} Power Supply Current V_{DDQ} = Max., Reference Clock = LOW3 Outputs enabled, All outputs unloaded		0.1	0.3	mA
I _{DDD}	Dynamic V _{DD} Power Supply Current per Output	V_{DD} = Max., V_{DDQ} = Max., C_L = 0pF	20	30	µA/MHz
IDDDQ	Dynamic V _{DDQ} Power Supply Current per Output	V _{DD} = Max., V _{DDQ} = Max., C _L = 0pF	30	50	µA/MHz
I _{TOT}	Total Power V _{DD} Supply Current	V_{DDQ} = 1.5V, $F_{REFERENCE CLOCK}$ =100MHz, C_L = 15pF V_{DDQ} = 1.5V, $F_{REFERENCE CLOCK}$ =250MHz,	20	40	mA
		C_{L} = 15pF	35	50	
ITOTO	Total Power V _{DDQ} Supply	V_{DDQ} = 1.5V, FREFERENCE CLOCK =100MHz, C _L = 15pF	35	70	mA
I _{TOTQ}	Current	V_{DDQ} = 1.5V, $F_{REFERENCE CLOCK}$ =250MHz, C_L = 15pF	50	100	IIIA

NOTES:

1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.

2. The termination resistors are excluded from these measurements.

3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.

Differential Input AC Test Conditions for HSTL

Symbol	Parameter	Value	Units
V _{DIF}	Input Signal Swing ¹	1	V
Vx	Differential Input Signal Crossing Point ²	750	mV
V _{THI}	Input Timing Measurement Reference Level ³	Crossing Point	V
t _R , t _F	Input Signal Edge Rate ⁴	1	V/nS

NOTES:

1. The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the V_{DIF} (AC) specification under actual use conditions.

2. A 750mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must

meet the V_x specification under actual use conditions. 3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.

The input signal edge rate of 1V/nS or greater is to be maintained in the 20% to 80% range of the input waveform.



rev 0.2

DC Electrical Characteristics Over Operating Range for eHSTL¹

Symbol	Parameter	Test Conditions	Min	Typ ⁷	Мах	Unit
Input Ch	aracteristics	·	·		•	
IIH	Input HIGH Current ⁹	V_{DD} = 2.6V V _I = V _{DDQ} /GND			±5	
IIL	Input LOW Current ⁹	V_{DD} = 2.6V V _I = GND/V _{DDQ}			±5	μA
VIK	Clamp Diode Voltage	V _{DD} = 2.4V, I _{IN} = -18mA		- 0.7	- 1.2	V
V _{IN}	DC Input Voltage		-0.3		+3.6	V
V_{DIF}	DC Differential Voltage ^{2,8}		0.2			V
V _{CM}	DC Common Mode Input Voltage ^{3,8}		800	900	1000	mV
VIH	DC Input HIGH ^{4,5,8}		V _{REF} + 100			mV
V _{IL}	DC Input LOW ^{4,6,8}				V _{REF} -100	mV
V_{REF}	Single-Ended Reference Voltage ^{4,8}			900	-	mV
Output C	haracteristics					
V _{OH}	Output HIGH Voltage	I _{OH} = -8mA	V _{DDQ} - 0.4			V
V OH		Ι _{ΟΗ} = -100μΑ	V _{DDQ} - 0.1			V
V		I _{OL} = 8mA			0.4	V
V _{OL}	Output LOW Voltage	I _{OL} = 100µA			0.1	V

NOTES:

1. See RECOMMENDED OPERATING RANGE table.

2. V_{DF} specifies the minimum input differential voltage ($V_{TR} - V_{CP}$) required for switching where V_{TR} is the "true" input level and V_{CP} is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.

3. V_{CM} specifies the maximum allowable range of (V_{TR} + V_{CP}) /2. Differential mode only. 4. For single-ended operation, in a differential mode, A / V_{REF} is tied to the DC voltage V_{REF}.

5. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.

6. Voltage required to maintain a logic LOW, single-ended operation in differential mode.

 Typical values are at V_{DD} = 2.5V, V_{DDQ} = 1.8V, +25°C ambient.
 The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. The correct input interface table should be referenced.

9. For differential mode (RxS = LOW), A and A / VREF must be at the opposite rail.

Power Supply Characteristics for eHSTL Outputs¹

Symbol	Parameter	Test Conditions ²	Тур	Мах	Unit
I _{DDQ}	Quiescent V _{DD} Power Supply Current	V _{DDQ} = Max., Reference Clock = LOW ³ Outputs enabled, All outputs unloaded	20	30	mA
I _{DDQQ}	Quiescent V _{DDQ} Power Supply Current	V _{DDQ} = Max., Reference Clock = LOW ³ Outputs enabled, All outputs unloaded	0.1	0.3	mA
I _{DDD}	Dynamic V _{DD} Power Supply Current per Output	V _{DD} = Max., V _{DDQ} = Max., C _L = 0pF	20	30	µA/MHz
IDDDQ	Dynamic V _{DDQ} Power Supply Current per Output	V_{DD} = Max., V_{DDQ} = Max., C_L = 0pF	40	60	µA/MHz
	Total Power V _{DD} Supply	V_{DDQ} = 1.8V, F _{REFERENCE CLOCK} = 100MHz, C _L = 15pF	20	40	mA
I _{TOT}	Current	V_{DDQ} = 1.8V, $F_{REFERENCE CLOCK}$ = 250MHz, C_L = 15pF	35	50	ШA
Ι _{τοτα}	Total Power VDDQ Supply Current	V_{DDQ} = 1.8V, $F_{REFERENCE CLOCK}$ = 100MHz, C _L = 15pF	40	80	mA
		V_{DDQ} = 1.8V, $F_{REFERENCE CLOCK}$ = 250MHz, C_L = 15pF	80	160	

NOTES: 1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.

2. The termination resistors are excluded from these measurements.

3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.



rev 0.2

Differential Input AC Test Conditions for eHSTL

Symbol	Parameter	Value	Units
VDIF	Input Signal Swing ¹	1	V
Vx	Differential Input Signal Crossing Point ²	900	mV
V _{THI}	Input Timing Measurement Reference Level ³	Crossing Point	V
t _R , t _F	Input Signal Edge Rate ⁴	1	V/nS

NOTES:

1. The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the V_{DIF} (AC) specification under actual use conditions.

2. A 900mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the V_x specification under actual use conditions.

3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.

4. The input signal edge rate of 1V/nS or greater is to be maintained in the 20% to 80% range of the input waveform.

DC Electrical Characteristics Over Operating Range for LVEPECL¹

Symbol	Parameter	Test Conditions	Min	Typ ²	Max	Unit
Input Ch	aracteristics		•		•	•
Іін	Input HIGH Current ⁶	V_{DD} = 2.6V $V_{I} = V_{DDQ}/GND$		Ì	±5	
IIL	Input LOW Current ⁶	V_{DD} = 2.6V V_{I} = GND/ V_{DDQ}			±5	μA
V _{IK}	Clamp Diode Voltage	V _{DD} = 2.4V, I _{IN} = -18mA		-0.7	- 1.2	V
V _{IN}	DC Input Voltage		- 0.3		3.6	V
V _{CM}	DC Common Mode Input Voltage ^{3,5}		915	1082	1248	mV
V_{REF}	Single-Ended Reference Voltage ^{4,5}			1082		mV
VIH	DC Input HIGH		1275		1620	mV
V _{IL}	DC Input LOW		555		875	mV

NOTES:

1. See RECOMMENDED OPERATING RANGE table.

2. Typical values are at V_{DD} = 2.5V, +25°C ambient.

3. V_{CM} specifies the maximum allowable range of (V_{TR} + V_{CP}) /2. Differential mode only.

4. For single-ended operation while in differential mode, A/V_{REF} is tied to the DC voltage V_{REF}.

5. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. The correct input interface table should be referenced.

6. For differential mode (RxS = LOW), A and A/V_{REF} must be at the opposite rail.

Differential Input AC Test Conditions for LVEPECL

Symbol	Parameter	Value	Units
V _{DIF}	Input Signal Swing ¹	732	mV
Vx	Differential Input Signal Crossing Point ²	1082	mV
VTHI	Input Timing Measurement Reference Level ³	Crossing Point	V
t _R , t _F	Input Signal Edge Rate ⁴	1	V/nS

NOTES:

 A 1082mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the V_x specification under actual use conditions.

3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.

4. The input signal edge rate of 1V/nS or greater is to be maintained in the 20% to 80% range of the input waveform.

^{1.} The 732mV peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the V_{DIF} (AC) specification under actual use conditions.



PCS2P5T907A

rev 0.2

DC Electrical Characteristics Over Operating Range for 2.5V LVTTL¹

Symbol	Parameter	Test Conditions	Min.	Typ ⁸	Мах	Unit
Input Char	acteristics		·			
IIн	Input HIGH Current ¹⁰	V_{DD} = 2.6V V_{I} = V_{DDQ} /GND			±5	
IIL	Input LOW Current ¹⁰	V_{DD} = 2.6V V_{I} = GND/ V_{DDQ}			±5	μA
VIK	Clamp Diode Voltage	V _{DD} = 2.4V, I _{IN} = -18mA		- 0.7	- 1.2	V
V _{IN}	DC Input Voltage		-0.3		+3.6	V
Single-End	led Inputs ²	•				
VIH	DC Input HIGH		1.7			V
VIL	DC Input LOW				0.7	V
Differentia	l Inputs			1		
V _{DIF}	DC Differential Voltage ^{3,9}		0.2			V
V _{CM}	DC Common Mode Input Voltage ^{4,9}		1150	1250	1350	mV
VIH	DC Input HIGH5, ^{6,9}	•	V _{REF} + 100			mV
VIL	DC Input LOW5,7,9				V_{REF} -100	mV
V _{REF}	Single-Ended Reference Voltage ^{5,9}			1250	-	mV
Output Cha	aracteristics					
V _{OH}	Output HIGH Voltage	I _{он} = -12mA	V _{DDQ} - 0.4			V
V OH		I _{OH} = -100µА	V _{DDQ} - 0.1			V
V		I _{OL} = 12mA			0.4	V
V _{OL}	Output LOW Voltage	I _{OL} = 100μA			0.1	V

NOTES:

1. See RECOMMENDED OPERATING RANGE table.

See RECOMMENDED OPERATING RANGE table.
 For 2.5V LVTTL single-ended operation, the RxS pin is tied HIGH and AV_{REF} is tied to GND.
 V_{DIF} specifies the minimum input differential voltage (V_{TR} - V_{CP}) required for switching where V_{TR} is the "true" input level and V_{CP} is the "complement" input level. Differential mode only. The DC differential voltage must be achieved to guarantee switching to a new state.
 V_{CM} specifies the maximum allowable range of (V_{TR} + V_{CP}) /2. Differential mode only.
 For single-ended operation, in differential mode, AV_{REF} is tied to the DC voltage V_{REF}.
 Voltage required to maintain a logic HIGH, single-ended operation in differential mode.
 Voltage required to maintain a logic LOW, single-ended operation in differential mode.
 Typical values are at V_{DD} = 2.5V, V_{DDQ} = V_{DD}, +25°C ambient.
 The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. The correct input interface table should be referenced.

table should be referenced.

10. For differential mode (RxS = LOW), A and A/VREF must be at the opposite rail.



rev 0.2

Power Supply Characteristics for 2.5V LVTTL Outputs¹

Symbol	Parameter	Test Conditions ²	Тур	Max	Unit
I _{DDQ}	Quiescent V_{DD} Power Supply Current	V_{DDQ} = Max., Reference Clock = LOW ³ Outputs enabled, All outputs unloaded	20	30	mA
IDDQQ	Quiescent V _{DDQ} Power Supply Current	V_{DDQ} = Max., Reference Clock = LOW ³ Outputs enabled, All outputs unloaded	0.1	0.3	mA
I _{DDD}	Dynamic V _{DD} Power Supply Current per Output	V_{DD} = Max., V_{DDQ} = Max., C_L = 0pF	25	40	µA/MHz
IDDDQ	Dynamic V _{DDQ} Power Supply Current per Output	V_{DD} = Max., V_{DDQ} = Max., C_L = 0pF	40	70	µA/MHz
I _{TOT}	Total Power V _{DD} Supply	V_{DDQ} = 2.5V, $F_{REFERENCE CLOCK}$ = 100MHz, C_{L} = 15pF	25	40	mA
ITOT	Current	V_{DDQ} = 2.5V, F _{REFERENCE CLOCK} = 200MHz, C _L = 15pF	40	70	
ITOTO	Total Power V _{DDQ} Supply Current	V_{DDQ} = 2.5V, $F_{REFERENCE CLOCK}$ = 100MHz, C_{L} = 15pF	40	80	mA
Ιτοτα		V_{DDQ} = 2.5V, F _{REFERENCE CLOCK} = 200MHz, C _L = 15pF	100	200	ШA

NOTES:

1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.

2. The termination resistors are excluded from these measurements.

3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.

Differential Input AC Test Conditions for 2.5V LVTTL

Symbol	Parameter	Value	Units
V _{DIF}	Input Signal Swing ¹	V _{DD}	V
V _X	Differential Input Signal Crossing Point ²	V _{DD} /2	V
V _{THI}	Input Timing Measurement Reference Level ³	Crossing Point	V
t _R , t _F	Input Signal Edge Rate ⁴	2.5	V/nS

NOTES:

1. A nominal 2.5V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment.

Compliant devices must meet the $V_{D|r}$ (AC) specification under actual use conditions. 2. A nominal 1.25V crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices

A nominal 1.25V crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices
must meet the V_x specification under actual use conditions.

3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.

4. The input signal edge rate of 2.5V/nS or greater is to be maintained in the 20% to 80% range of the input waveform.

Single-Ended Input AC Test Conditions for 2.5V LVTTL

Symbol	Parameter	Value	Units
VIH	Input HIGH Voltage	V _{DD}	V
VIL	Input LOW Voltage	0	V
V _{THI}	Input Timing Measurement Reference Level ¹	V _{DD} /2	V
t _R , t _F	Input Signal Edge Rate ²	2	V/nS

NOTES:

1. A nominal 1.25V timing measurement reference level is specified to allow constant, repeatable results in an automatic test equipment (ATE) environment.

2. The input signal edge rate of 2V/nS or greater is to be maintained in the 10% to 90% range of the input waveform.



rev 0.2

DC Electrical Characteristics Over Operating Range for 1.8V LVTTL¹

Symbol	Parameter	Test Conditions	Min	Тур ⁸	Max	Unit
Input Cha	aracteristics	-		•		•
I _{IH}	Input HIGH Current ¹²	V_{DD} = 2.6V V_{I} = V_{DDQ} /GND			±5	
IIL	Input LOW Current ¹²	V_{DD} = 2.6V V_{I} = GND/ V_{DDQ}			±5	μA
VIK	Clamp Diode Voltage	V _{DD} = 2.4V, I _{IN} = -18mA		-0.7	- 1.2	V
V _{IN}	DC Input Voltage		- 0.3		V _{DDQ} + 0.3	V
Single-Er	nded Inputs ²					•
VIH	DC Input HIGH		1.073 ¹⁰			V
VIL	DC Input LOW				0.683 ¹¹	V
Differenti	al Inputs			II		•
V _{DIF}	DC Differential Voltage ^{3,9}		0.2			V
V _{CM}	DC Common Mode Input Voltage ^{4,9}		825	900	975	mV
VIH	DC Input HIGH ^{5,6,9}		V _{REF} + 100			mV
VIL	DC Input LOW ^{5,7,9}				V _{REF} - 100	mV
V_{REF}	Single-Ended Reference Voltage ^{5,9}			900		mV
Output C	haracteristics			•		•
V _{OH}	Output HIGH Voltage	I _{он} = -6mA	V _{DDQ} - 0.4			V
VOH		I _{он} = -100µА	V _{DDQ} - 0.1			V
N/		I _{OL} = 6mA	× ×		0.4	V
V _{OL}	Output LOW Voltage	I _{OL} = 100μA			0.1	V

NOTES

1. See RECOMMENDED OPERATING RANGE table.

2. For 1.8V LVTTL single-ended operation, the RxS pin is allowed to float or tied to V_{DD}/2 and AV_{REF} is tied to GND.

3. V_{DIF} specifies the minimum input differential voltage (V_{TR} - V_{CP}) required for switching where V_{TR} is the "true" input level and V_{CP} is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.

4. V_{CM} specifies the maximum allowable range of (V_{TR} + V_{CP}) /2. Differential mode only.

5. For single-ended operation in differential mode, AVVREF is tied to the DC voltage VREF. The input is guaranteed to toggle within ±200mV of VREF when VREF is constrained within +600mV and V_{DDF}-600mV, where V_{DDI} is the nominal 1.8V power supply of the device driving the A input. To guarantee switching in voltage range specified in the JEDEC 1.8V LVTTL interface specification, VREF must be maintained at 900mV with appropriate tolerances.

Voltage required to maintain a logic HIGH, single-ended operation in differential mode.

Voltage required to maintain a logic LOW, single-ended operation in differential mode. 7.

 Typical values are at V_{DD} = 2.5V, V_{DDD} = 1.8V, +25°C ambient.
 The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. The correct input interface table should be referenced.

This value is the worst case minimum VIH over the specification range of the 1.8V power supply. The 1.8V LVTTL specification is $V_{H} = 0.65 \cdot V_{DD}$ where V_{DD} is 1.8V ± 0.15V. However, the LVTTL translator is supplied by a 2.5V nominal supply on this part. To ensure compliance with the specification, the translator 10. was designed to accept the calculated worst case value (V_H = 0.65 • [1.8 - 0.15V]) rather than reference against a nominal 1.8V supply.

11. This value is the worst case maximum V_{IL} over the specification range of the 1.8V power supply. The 1.8V LVTTL specification is V_{IL} = 0.35 • V_{DD} where V_{DD} is 1.8V ± 0.15V. However, the LVTTL translator is supplied by a 2.5V nominal supply on this part. To ensure compliance with the specification, the translator was designed to accept the calculated worst_case value (Vil = 0.35 • [1.8 + 0.15V]) rather than reference against a nominal 1.8V supply.

12. For differential mode (RxS = LOW), A and AVREF must be at the opposite rail.



rev 0.2

Power Supply Characteristics for 1.8V LVTTL Outputs¹

Symbol	Parameter	Test Conditions ²	Тур	Max	Unit
I _{DDQ}	Quiescent V _{DD} Power Supply Current	V_{DDQ} = Max., Reference Clock = LOW ³ Outputs enabled, All outputs unloaded	20	30	mA
I _{DDQQ}	Quiescent V _{DDQ} Power Supply Current	V_{DDQ} = Max., Reference Clock = LOW ³ Outputs enabled, All outputs unloaded	0.1	0.3	mA
I _{DDD}	Dynamic V _{DD} Power Supply Current per Output	V_{DD} = Max., V_{DDQ} = Max., C_L = 0pF	20	40	µA/MHz
IDDDQ	Dynamic V _{DDQ} Power Supply Current per Output	V _{DD} = Max., V _{DDQ} = Max., C _L = 0pF	55	80	µA/MHz
I	Total Power V _{DD} Supply	V_{DDQ} = 1.8V, F _{REFERENCE CLOCK} = 100MHz, C _L = 15pF	25	40	m۸
I _{TOT}	Current	V_{DDQ} = 1.8V, $F_{REFERENCE CLOCK}$ = 200MHz, C_{L} = 15pF	40	60	- mA
ITOTO	Total Power VDDQ Supply	V_{DDQ} = 1.8V, F _{REFERENCE CLOCK} = 100MHz, C _L = 15pF	55	110	mA
Ιτοτα	Current	V_{DDQ} = 1.8V, $F_{REFERENCE CLOCK}$ = 200MHz, C_{L} = 15pF	130	260	

NOTES:

1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.

2. The termination resistors are excluded from these measurements.

3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.

Differential Input AC Test Conditions for 1.8V LVTTL

Symbol	Parameter	Value	Units
V _{DIF}	Input Signal Swing ¹	V _{DDI}	V
V _X	Differential Input Signal Crossing Point ²	V _{DDI} /2	mV
V _{THI}	Input Timing Measurement Reference Level ³	Crossing Point	V
t _R , t _F	Input Signal Edge Rate ⁴	1.8	V/nS

NOTES:

1. V_{DDI} is the nominal 1.8V supply (1.8V ± 0.15V) of the part or source driving the input. A nominal 1.8V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the V_{DIF} (AC) specification under actual use conditions.

A nominal 900mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant
devices must meet the V_x specification under actual use conditions.

3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.

4. The input signal edge rate of 1.8V/nS or greater is to be maintained in the 20% to 80% range of the input waveform.

Single-Ended Input AC Test Conditions for 1.8V LVTTL

Symbol	Parameter	Value	Units
VIH	Input HIGH Voltage ¹	V _{DDI}	V
VIL	Input LOW Voltage	0	V
V _{THI}	Input Timing Measurement Reference Level ²	V _{DDI} /2	mV
t _R , t _F	Input Signal Edge Rate ³	2	V/nS

NOTES:

1. V_{DDI} is the nominal 1.8V supply (1.8V \pm 0.15V) of the part or source driving the input.

2. A nominal 900mV timing measurement reference level is specified to allow constant, repeatable results in an automatic test equipment (ATE) environment.

3. The input signal edge rate of 2V/nS or greater is to be maintained in the 10% to 90% range of the input waveform.



rev 0.2

AC Electrical Characteristics Over Operating Range⁷

Symbol	Parameter			Min	Тур	Мах	Unit
Skew Para	meters			1	1	I	I
t _{sk(O)}	Same Device Output Pin-to- M		le-Ended and Differential es			25	pS
USK(U)	Pin Skew ¹	Mod	le-Ended in Differential e (DSE)		25		po
t _{SK(P)} ²	Pulse Skew ³	Mod				300	pS
LSK(P)		Mod	le-Ended in Differential e (DSE)		300		þÖ
t _{SK(P)} 4	Pulse Skew ³	Mod				350	pS
			le-Ended in Differential e (DSE)		350		po
d_T^5	Duty Cycle		<u>^</u>	40		60	%
t _{SK(PP)}	Part-to-Part Skew ⁶ Mo					300	pS
			le-Ended in Differential e (DSE)		300		pe
Propagatio	on Delay		NALINE VIEW	•			
t _{PLH} t _{PHL}	Propagation Delay A to Qn					2.5	nS
t _R	Output Rise Time (20% to 80%)		2.5V/1.8V LVTTL Outputs	350		1050	- pS
٩R		0)	HSTL / eHSTL Outputs	350		1350	po
t⊨	Output Fall Time (20% to 80%		2.5V/1.8V LVTTL Outputs	350		1050	pS
۲ ۲			HSTL / eHSTL Outputs	350		1350	ρο
f _O	Frequency Range (HSTL/eHSTL outputs)				250	MHz	
10	Frequency Range (2.5V/1.8V LVTTL outputs)					200	
Output Gat	te Enable/Disable Delay						
t _{PGE}	Output Gate Enable to Qn					3.5	nS
t _{PGD}	Output Gate Enable to Qn Driv	en to	GL Designated Level			3	nS

NOTES:

1. Skew measured between all outputs under identical input and output interfaces, transitions, and load conditions on any one device.

 For 1.8V LVTTL and eHSTL outputs only.
 Skew measured is difference between propagation times t_{PLH} and t_{PHL} of any output under identical input and output interfaces, transitions, and load conditions on any one device.

4. For 2.5V LVTTL outputs only.

5. For HSTL outputs only.

6. Skew measured is the magnitude of the difference in propagation times between any outputs of two devices, given identical transitions and load conditions at identical V_{DD}/V_{DDQ} levels and temperature.

7. Guaranteed by design.



rev 0.2

AC Differential Input Specifications¹

Symbol	Parameter	Min	Тур	Max	Unit
t	Reference Clock Pulse Width HIGH or LOW (HSTL/eHSTL outputs) ²	1.73			nS
t w	Reference Clock Pulse Width HIGH or LOW (2.5V / 1.8V LVTTL outputs) ²	2.17			115
HSTL/eH	STL/1.8V LVTTL/2.5V LVTTL		•		
V _{DIF}	AC Differential Voltage ³	400	4		mV
VIH	AC Input HIGH ^{4,5}	Vx + 200			mV
VIL	AC Input LOW ^{4,6}			Vx - 200	mV
LVEPECI	-				
V _{DIF}	AC Differential Voltage ³	400			mV
VIH	AC Input HIGH ⁴	1275			mV
VIL	AC Input LOW ⁴		$\mathbf{A}_{\mathbf{A}}$	875	mV

NOTES:

1. For differential input mode, RxS is tied to GND.

2. Both differential input signals should not be driven to the same level simultaneously. The input will not change state until the inputs have crossed and the voltage range defined by V_{DIF} has been met or exceeded.

3. Differential mode only. V_{DIF} specifies the minimum input voltage (V_{TR} - V_{CP}) required for switching where V_{TR} is the "true" input level and V_{CP} is the "complement" input level. The AC differential voltage must be achieved to guarantee switching to a new state. 4. For single-ended operation, AV_{REF} is tied to DC voltage (V_{REF}). Refer to each input interface's DC specification for the correct V_{REF} range.

5. Voltage required to switch to a logic HIGH, single-ended operation only.


6. Voltage required to switch to a logic LOW, single-ended operation only.



PCS2P5T907A

September 2006

rev 0.2




Propagation and Skew Waveforms

NOTES:

- 1. t_{PHL} and t_{PLH} signals are measured from the input passing through V_{THI} or input pair crossing to Qn passing through V_{THO} . 2. Pulse Skew is calculated using the following expression:

t_{SK(P)} = | t_{PHL} - t_{PLH} | where t_{PHL} and t_{PLH} are measured on the controlled edges of any one output from rising and falling edges of a single pulse. Please note that the t_{PHL} and t_{PLH} shown are not valid measurements for this calculation because they are not taken from the same pulse.




Gate Disable/Enable Showing Runt Pulse Generation



rev 0.2

Test Circuits and Conditions



Test Circuit for Differential Input¹

Differential Input Test Conditions

Symbol	$V_{DD}=2.5V\pm0.1V$	Unit
R1	100	Ω
R2	100	Ω
V _{DDI}	V _{CM} *2	V
VTHI	HSTL: Crossing of A and A eHSTL: Crossing of A and A LVEPECL: Crossing of A and A 1.8V LVTTL: $V_{DDI}/2$ 2.5V LVTTL: $V_{DD}/2$	V

NOTE:


1. This input configuration is used for all input interfaces. For single-ended testing, the $\overline{V_{IN}}$ input is tied to GND. For testing single-ended in differential input mode, the $\overline{V_{IN}}$ is left floating.



PCS2P5T907A

September 2006

rev 0.2



Test Circuit for SDR Outputs


SDR Output Test Conditions

Symbol	V_{DD} = 2.5V ± 0.1V V_{DDQ} = Interface Specified	Unit
CL	15	pF
R1	100	Ω
R2	100	Ω
V _{THO}	V _{DDQ} / 2	V



rev 0.2

Package Information



	Dimensions			
Symbol	Inches		Millimeters	
	Min	Мах	Min	Max
Α		0.047		1.20
A1	0.002	0.006	0.05	0.15
A2	0.031	0.041	0.8	1.05
b	0.008 BSC		0.20 BSC	
C	0.004	0.008	0.09	0.20
D	0.488	0.496	12.40	12.60
E1	0.236	0.244	6.00	6.20
E	0.319 BSC		8.10 BSC	
е	0.020 BSC		0.50 BSC	
L	0.018	0.030	0.45	0.75
N	48			
α	0°	8°	0°	8°




PCS2P5T907A

rev 0.2

Ordering code

Part Number	Marking	Package Type	Operating Range
PCS2P5T907AG-48TT	2P5T907AG	48 Pin TSSOP, Tube, Pb Free	Commercial
PCS2P5T907AG-48TR	2P5T907AG	48 Pin TSSOP, Tape and Reel, Pb Free	Commercial
PCS2I5T907AG-48TT	2I5T907AG	48 Pin TSSOP, TUBE, Pb Free	Industrial
PCS2I5T907AG-48TR	2I5T907AG	48 Pin TSSOP, Tape and Reel, Pb Free	Industrial

Ordering Information



Licensed under US patent #5,488,627, #6,646,463 and #5,631,920.



rev 0.2



PulseCore Semiconductor Corporation 1715 S. Bascom Ave Suite 200 Campbell, CA 95008 Tel: 408-879-9077 Fax: 408-879-9018 www.pulsecoresemi.com Copyright © PulseCore Semiconductor All Rights Reserved Preliminary Information Part Number: PCS2P5T907A Document Version: 0.2

Note: This product utilizes US Patent # 6,646,463 Impedance Emulator Patent issued to PulseCore Semiconductor, dated 11-11-2003

© Copyright 2006 PulseCore Semiconductor Corporation. All rights reserved. Our logo and name are trademarks or registered trademarks of PulseCore Semiconductor. All other brand and product names may be the trademarks of their respective companies. PulseCore reserves the right to make changes to this document and its products at any time without notice. PulseCore assumes no responsibility for any errors that may appear in this document. The data contained herein represents PulseCore's best data and/or estimates at the time of issuance. PulseCore reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. PulseCore does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of PulseCore products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in PulseCore's Terms and Conditions of Sale (which are available from PulseCore). All sales of PulseCore products are made exclusively according to PulseCore's Terms and Conditions of Sale. The purchase of products from PulseCore does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of PulseCore or third parties. PulseCore does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of PulseCore products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify PulseCore against all claims arising from such use.